-
04-03/ 2023¼¯´´ÈüÓÅÐãÏîÄ¿½éÉÜ-»ùÓÚ°²Â·EG4S20 FPGAƽ̨µÄÖÇÄÜÓéÀÖÊÕÒô»ú
´ËÏîÄ¿»ùÓÚArm Cortex-M0´¦ÀíÆ÷ÔÚ°²Â·EG4S20ÉÏÀûÓÃFM_SDR°å¿¨¹¹½¨¾ß±¸ÎÞÏßͨÐÅ»ù´øÐźŴ¦ÀíµÄƬÉÏϵͳ¡£
Á˽â¸ü¶à -
03-28/ 2023°²Â·Ò×µãͨ | À×»ðPVTÓ¦ÓýéÉÜ
ÕâÒ»½²Ö÷ÒªµÄÄÚÈÝÊǰ²Â·Âß¼Æ÷¼þÄÚ²¿Ç¶ÈëµÄPVTµçѹζȲɼ¯Ä£¿éµÄ¹¦ÄܽéÉܺÍʹÓᣱ¾ÆÚÊÓÆµ·ÖÈý¸ö²¿·Ö£¬µÚÒ»²¿·ÖÊÇPVTµÄ½éÉÜ£¬µÚ¶þ²¿·ÖÊÇPVT²âÊÔÈí¼þ½éÉÜ£¬µÚÈý²¿·ÖÊÇPVTÀý»¯·½·¨¡£Í¨¹ýÕâÈý¸ö²¿·ÖµÄ½²½â£¬ÈÃʹÓÃÕ߸ü¼ÓÇå³þÁ˽âPVTµÄÌØÐÔ¡¢¼¼ÊõÖ¸±êÒÔ¼°PVTµÄ2ÖÖÀý»¯·½·¨¡£
Á˽â¸ü¶à -
03-13/ 2023¡¾°²Â·FPGA¹«¿ª¿Î¡¿TDÈí¼þµÄDesign SummaryµÄʹÓýéÉÜ
±¾ÆÚÊÓÆµ´Ó Utilization Summary, Timing Summary, Configuration SummaryÈý¸ö²¿·ÖÏêϸ½éÉÜDesign SummaryµÄʹÓ㬰ïÖúÓû§¿ìËÙÉÏÊÖTDÈí¼þµÄ×ÊÔ´±¨¸æ¡¢Ê±Ðò±¨¸æ¡¢ÏÔʾÅäÖÃÏà¹ØµÄÐÅÏ¢¡£
Á˽â¸ü¶à -
03-06/ 2023л·¾³¡¢ÐÂÆðµã£¬À×»ð×Ó¹«Ë¾³É¶¼Î¬µÂÇàÔÆÇÇǨ½ÒÅÆÒÇʽԲÂú¾ÙÐÐ
À×»ð×Ó¹«Ë¾£º³É¶¼Î¬µÂÇàÔÆÔÚÐÂÖ·¾Ù°ìÁ˼ò¶Ì¶øÂ¡ÖصÄÇÇǨ½ÒÅÆÒÇʽ¡£
Á˽â¸ü¶à -
02-27/ 2023¡°Äýо¾ÛÁ¦ Í÷ÉÃͽø¡±¡ª¡ª2022Äê¶È×ܽá´ó»áô߰佱ʢµä
È𻢻¶ÌڴǾÉË꣬ÓñÍÃÓ´ºÆôо³Ì¡£2023Äê2ÔÂ23ÈÕÏÂÎ磬À×»ðÂ¡ÖØ¾Ù°ìÁËÒÔ ¡°Äýо¾ÛÁ¦£¬Í÷ÉÃͽø¡±ÎªÖ÷ÌâµÄ2022¶È×ܽá´ó»á¡£
Á˽â¸ü¶à -
02-27/ 2023¡¾°²Â·FPGA¹«¿ª¿Î¡¿TDÈí¼þIO_constraintºÍTiming_wizardʹÓýéÉÜ
±¾ÆÚÊÓÆµÏêϸ½éÉÜÁËTDÈí¼þʹÓùý³ÌÖеĿì½Ý¹¤¾ßÀ¸¡¢I/OÔ¼ÊøµÄ¾ßÌåÊôÐÔ¼°Æäº¬Ò壬ͬʱͨ¹ý¶ÔTDÈí¼þIO_constraintµÄʹÓá¢I/OµÄ¾ßÌåÔ¼Êø²Ù×÷¡¢¹¤³ÌµÄʱÐò¾ßÌåÔ¼ÊøTiming_wizard²Ù×÷µÄ½éÉÜ£¬°ïÖúÓû§ÊìϤTDµÄ¹Ü½ÅÔ¼ÊøºÍʱÐòÔ¼Êø¹¤¾ß¡£
Á˽â¸ü¶à -
02-17/ 2023°²Â·Ò×µãͨ | PH1AÆ÷¼þ¹¦ºÄÆÀ¹À·½·¨
ÔÚµ¥°åÉè¼Æ½×¶Î»òÕßÊǵçԴоƬѡÐͽ׶ÎÐèÒªÖªµÀFPGAµÄ¹¦ºÄ£¬¶øFPGAµÄ¹¦ºÄ²¢·ÇÒ»¸ö¹Ì¶¨Öµ£¬Óë¿Í»§µÄ¾ßÌåÓ¦Óó¡¾°ºÍʵ¼ÊÉè¼Æ¹¤³ÌÏà¹Ø¡£
Á˽â¸ü¶à -
02-10/ 2023¡¾°²Â·FPGA¹«¿ª¿Î¡¿ÏµÁÐÈ«ÐÂÉÏÏß
FPGA¿ìËÙÈëÃÅÖ¸ÄÏ£¬ÈÃFPGAѧϰ¸üÇáËÉ£¡
Á˽â¸ü¶à